Talk:Floyd M. Gardner
This article must adhere to the biographies of living persons (BLP) policy, even if it is not a biography, because it contains material about living persons. Contentious material about living persons that is unsourced or poorly sourced must be removed immediately from the article and its talk page, especially if potentially libellous. If such material is repeatedly inserted, or if you have other concerns, please report the issue to this noticeboard.If you are a subject of this article, or acting on behalf of one, and you need help, please see this help page. |
This article is rated Start-class on Wikipedia's content assessment scale. It is of interest to the following WikiProjects: | ||||||||||||||||||
|
Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL
Gardner problem on the lock-in range
editFloyd M. Gardner introduced a lock-in range concept for PLLs and posed the problem on its formalization (known as Gardner problem on the lock-in range[1][2]). In the 1st edition of his book he introduced a lock-in frequency concept for the PLL in the following way:[3]: 40 If, for some reason, the frequency difference between input and VCO is less than the loop bandwidth, the loop will lock up almost instantaneously without slipping cycles. The maximum frequency difference for which this fast acquisition is possible is called the lock-in frequency. Later, in the 2nd and 3rd edition of his book, Gardner noted that despite its vague reality, lock-in range is a useful concept and there is no natural way to define exactly any unique lock-in frequency[4]: 70 [5]: 187–188 .
- ^ Kuznetsov, N.V.; Lobachev, M.V.; Yuldashev, M.V.; Yuldashev, R.V. (2019). "On the Gardner problem for phase-locked loops". Doklady Mathematics. 100 (3): 568–570. doi:10.1134/S1064562419060218.
- ^ Leonov, G. A.; Kuznetsov, N. V.; Yuldashev, M. V.; Yuldashev, R. V. (2015). "Hold-in, pull-in, and lock-in ranges of PLL circuits: rigorous mathematical definitions and limitations of classical theory". IEEE Transactions on Circuits and Systems I: Regular Papers. 62 (10). IEEE: 2454–2464. arXiv:1505.04262. doi:10.1109/TCSI.2015.2476295.
- ^ Gardner, Floyd M. (1966). Phase-lock techniques. New York: John Wiley & Sons.
{{cite book}}
: Invalid|ref=harv
(help) - ^ Gardner, Floyd M. (1979). Phase-lock techniques (2nd ed.). New York: John Wiley & Sons.
- ^ Gardner, Floyd M. (2005). Phase-lock techniques (3rd ed.). New York: John Wiley & Sons.
KudryashovaLenaPhDMath (talk) 08:21, 1 June 2020 (UTC)