Open main menu

The Power ISA is an instruction set architecture (ISA) developed by the OpenPOWER Foundation, led by IBM. It was originally developed by the now defunct Power.org industry group. Power ISA is an evolution of the PowerPC ISA, created by the mergers of the core PowerPC ISA and the optional Book E for embedded applications. The merger of these two components in 2006 was led by Power.org founders IBM and Freescale Semiconductor. The ISA is divided into several categories and every component is defined as a part of a category; each category resides within a certain Book. Processors implement a set of these categories. Different classes of processors are required to implement certain categories, for example a server class processor includes the categories Base, Server, Floating-Point, 64-Bit, etc. All processors implement the Base category.

Power ISA
DesignerPower.org
Bits32-bit/64-bit (32 → 64)
Introduced2006
Version3.0
DesignRISC
TypeRegister-Register
EncodingFixed/Variable
BranchingCondition code
EndiannessBig/Bi
ExtensionsAltiVec, APU, DSP, CBEA
OpenYes, and royalty free
Registers
  • 32× 64/32-bit general purpose registers
  • 32× 64-bit floating point registers
  • 32× 128-bit vector registers
  • 32-bit condition code register
  • 32-bit link register
  • 32-bit count register
+ more
A highly schematic diagram over a generic Power ISA processor.

The Power ISA is a RISC load/store architecture. It has multiple sets of registers:

  • thirty-two 32-bit or 64-bit general purpose registers (GPRs) for integer operations.
  • sixty-four 128-bit vector scalar registers (VSRs) for vector operations and floating point operations.
    • thirty-two 64-bit floating-point registers (FPRs) as part of the VSRs for floating point operations.
    • thirty-two 128-bit vector registers (VRs) as part of the VSRs for vector operations.
  • Eight 4-bit condition register fields (CRs) for comparison and control flow.
  • Special registers: counter register (CTR), link register (LR), time base (TBU, TBL), alternate time base (ATBU, ATBL), accumulator (ACC), status registers (XER, FPSCR, VSCR, SPEFSCR).

Instructions have a length of 32 bits, with the exception of the VLE (variable-length encoding) subset that provides for higher code density for low-end embedded applications. Most instructions are triadic, i.e. have two source operands and one destination. Single and double precision IEEE-754 compliant floating point operations are supported, including additional fused multiply–add (FMA) and decimal floating-point instructions. There are provisions for SIMD operations on integer and floating point data on up to 16 elements in a single instruction.

Support for Harvard cache, i.e. split data and instruction caches, as well as support for unified caches. Memory operations are strictly load/store, but allow for out-of-order execution. Support for both big and little-endian addressing with separate categories for moded and per-page endianness. Support for both 32-bit and 64-bit addressing.

Different modes of operation include user, supervisor and hypervisor.

CategoriesEdit

  • Base – Most of Book I and Book II
  • Server – Book III-S
  • Embedded – Book III-E
  • Misc – floating point, vector, signal processing, cache locking, decimal floating point, etc.

BooksEdit

The Power ISA specification is divided into five parts, called "books":

  • Book IUser Instruction Set Architecture covers the base instruction set available to the application programmer. Memory reference, flow control, Integer, floating point, numeric acceleration, application-level programming. It includes chapters regarding auxiliary processing units like DSPs and the AltiVec extension.
  • Book IIVirtual Environment Architecture defines the storage model available to the application programmer, including timing, synchronization, cache management, storage features, byte ordering.
  • Book IIIOperating Environment Architecture includes exceptions, interrupts, memory management, debug facilities and special control functions. It's divided into two parts.
    • Book III-S – Defines the supervisor instructions used for general purpose/server implementations. It is mainly the contents of the Book III of the former PowerPC ISA.
    • Book III-E – Defines the supervisor instructions used for embedded applications. It is derived from the former PowerPC Book E.
  • Book VLEVariable Length Encoded Instruction Architecture defines alternative instructions and definitions from Book I-III, intended for higher instruction density and very-low-end applications. They use 16-bit instructions and big endian byte ordering.

SpecificationsEdit

Power ISA v.2.03Edit

The specification for Power ISA v.2.03[1] is based on the former PowerPC ISA v.2.02[2] in POWER5+ and the Book E[3] extension of the PowerPC specification. The Book I included five new chapters regarding auxiliary processing units like DSPs and the AltiVec extension.

Compliant cores

Power ISA v.2.04Edit

The specification for Power ISA v.2.04[4] was finalized in June 2007. It is based on Power ISA v.2.03 and includes changes primarily to the Book III-S part regarding virtualization, hypervisor functionality, logical partitioning and virtual page handling.

Compliant cores

  • All cores that comply with previous versions of the Power ISA
  • The PA6T core from P.A. Semi
  • Titan from AMCC

Power ISA v.2.05Edit

The specification for Power ISA v.2.05[5] was released in December 2007. It is based on Power ISA v.2.04 and includes changes primarily to Book I and Book III-S, including significant enhancements such as decimal arithmetic (Category: Decimal Floating-Point in Book I) and server hypervisor improvements.

Compliant cores

Power ISA v.2.06Edit

The specification for Power ISA v.2.06[6] was released in February 2009, and revised in July 2010.[7] It is based on Power ISA v.2.05 and includes extensions for the POWER7 processor and e500-mc core. One significant new feature is vector-scalar floating-point instructions (VSX).[8] Book III-E also includes significant enhancement for the embedded specification regarding hypervisor and virtualisation on single and multi core implementations.

The spec was revised in November 2010 to the Power ISA v.2.06 revision B spec, enhancing virtualization features.[7][9]

Compliant cores

Power ISA v.2.07Edit

The specification for Power ISA v.2.07[10] was released in May 2013. It is based on Power ISA v.2.06 and includes major enhancements to logical partition functionality, transactional memory, expanded performance monitoring, new storage control features, additions to the VMX and VSX vector facilities (VSX-2), along with AES[10]:257[11] and Galois Counter Mode (GCM), SHA-224, SHA-256,[10]:258 SHA-384 and SHA-512[10]:258 (SHA-2) cryptographic extensions and cyclic redundancy check (CRC) algorithms.[12]

The spec was revised in April 2015 to the Power ISA v.2.07 B spec.[13]

Compliant cores

  • All cores that comply with previous versions of the Power ISA
  • POWER8
  • e6500 core

Power ISA v.3.0Edit

The specification for Power ISA v.3.0[14][15] was released in November 2015. It is the first to come out after the founding of the OpenPOWER Foundation and includes enhancements for a broad spectrum of workloads and removes the server and embedded categories while retaining backwards compatibility and adds support for VSX-3 instructions. New functions include 128-bit quad-precision floating-point operations, a random number generator, hardware-assisted garbage collection and hardware-enforced trusted computing.

The spec was revised in March 2017 to the Power ISA v.3.0 B spec.[16]

Compliant cores

  • All cores that comply with previous versions of the Power ISA
  • POWER9[17]

ReferencesEdit

  1. ^ "Power ISA v.2.03". Power.org. 2006-09-29. Archived from the original on 2012-11-24. Retrieved 2010-10-20.
  2. ^ "PowerPC Architecture Book, Version 2.02". IBM. 2005-02-24. Retrieved 2007-03-16.
  3. ^ "PowerPC Book E v.1.0" (PDF). IBM. 2002-05-07. Retrieved 2007-03-16.
  4. ^ "Power ISA Version 2.04" (PDF). Power.org. 2007-06-12. Archived from the original (PDF) on 2007-09-27. Retrieved 2007-06-14.
  5. ^ "Power ISA Version 2.05". Power.org. 2007-10-23. Archived from the original on 2012-11-24. Retrieved 2007-12-18.
  6. ^ "Power.org Debuts Specification Advances and New Services At Power Architecture Developer Conference" (Press release). Power.org. 2007-09-24. Archived from the original on 2007-10-12. Retrieved 2007-09-24.
  7. ^ a b "Power ISA Version 2.06 Revision B". Power.org. 2010-07-23. Archived from the original on 2012-11-24. Retrieved 2011-02-12.
  8. ^ "Workload acceleration with the IBM POWER vector-scalar architecture". IBM. 2016-03-01. Retrieved 2017-05-02.
  9. ^ "Power ISA 2.06 Rev. B enables full hardware virtualization for embedded space". EETimes. 2010-11-03. Retrieved 2011-06-08.
  10. ^ a b c d "Power ISA Version 2.07" (PDF). Power.org. 2013-05-15. Retrieved 2015-05-23.
  11. ^ Leonidas Barbosa (2014-09-21). "POWER8 in-core cryptography". IBM.
  12. ^ Performance Optimization and Tuning Techniques for IBM Power Systems Processors Including IBM POWER8. IBM. August 2015. p. 48.
  13. ^ "Power ISA Version 2.07 B". Power.org. 2015-04-09. Retrieved 2017-01-06.
  14. ^ Announcing a New Era of Openness with Power 3.0
  15. ^ "Power ISA Version 3.0". openpowerfoundation.org. 2016-11-30. Retrieved 2017-01-06.
  16. ^ "Power ISA Version 3.0 B". Power.org. 2017-03-27. Retrieved 2019-08-11.
  17. ^ [PATCH, COMMITTED] Add full Power ISA 3.0 / POWER9 binutils support