User:Cafeduke/NEC V800 Series

This is not a Wikipedia article: It is an individual user's work-in-progress page, and may be incomplete and/or unreliable. For guidance on developing this draft, see Wikipedia:So you made a userspace draft.

Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL
Easy tools: Citation bot (help) | Advanced: Fix bare URLs
This page was last edited by Citation bot (talk | contribs) 5 years ago. (Update timer)

Finished writing a draft article? Are you ready to request an experienced editor review it for possible inclusion in Wikipedia? Submit your draft for review!

The V800-series is RISC microcontroller family manufactured by NEC (currently Renesas Electronics), started in 1992. ^[1]

Over View edit

The V800-series have 3 product line variants, V810 family, V830 family, and V850 family. ^[1]

In 1992, NEC launched new model, the V800-series 32-bit microcontrollers, those were RISC-based architecture, inspired by Intel i960, MIPS, and other RISC processors. These are successors of V60/V70/V80 CISC product line, but having completely different instruction set architecture. Their instructions, such as (Load), (Store), and JARL (Jump and Register Link) obviously represent RISC feature.

Myth edit

V820 is a simple variant of V810. The #4 seems to be skipped (see page 58 ^[1]), probably because it is Japanese tetraphobia. One of Japanese pronunciation of "4" meas "death." So the V850-series well avoid the Death-watch; Shi-ban (#4; Shi-ban) Bug (死番虫, precisely deathwatch beetle). Curently, it is the V850-series era, and V850 family has been enjoying great success.

V810 Family edit

The V810 family is based on V810 CPU core.

The V810 (μPD70732) is the first product of V800 series. ^[2]

The V820 (μPD70742) is a simple variant utilized V810 CPU core, and composed perihoeral. ^[1]

Nowadays, V810 family is obsolete products, but ISS software has been kept providing by the MAME development team, to emulate old games for enthusiasts. The latest open-source code is available from GitHub repository (<mamedev/mame></src/devices/cpu/v810/>).

V830 Family edit

The V830 family is based on V830 CPU core.

The V830R/AV is ... ^[3]

V850 Family edit

The V850 family is based on V850 CPU core. The first sub-series of V850 family is V851, V852, and V853. ^[1] This product line enjoy much success, for example, a model is employed by a HDD maker.

Then NEC decided to expand V850 family. Naming rule was changed to V850x/XXn type notation. V850x represents CPU core type, and XXn stands for sub-series. The first product is named V850/SA1, which utilized original V850 CPU core. It became a great hit again.

Further discussion would be done in another article Renesas V850.

References edit

^ ^a ^b ^c ^d ^e ^f NEC SEMICONDUCTOR SELECTION GUIDE, 1995
^ ^a ^b Suzuki, Hiroaki; Sakai, Toshichika; Harigai, Hisao; Yano, Yoichi (1995-04-25). "A 0.9-V, 2.5 MHz CMOS 32-bit Microprocessor". IEICE TRANSACTIONS on Electronics. E78-C (4): 389–393. ISSN 0916-8516. Retrieved 2018-01-09.
Summary:
A 32-bit RISC microprocessor "V810" that has 5-stage pipeline structure and a 1 Kbyte, direct-mapped instruction cache realizes 2.5 MHz operation at 0.9 V with 2.0 mW power consumption. The supply voltage can be reduced to 0.75 V. To overcome narrow noise margin, all the signals are set to have rail-to-rail swing by pseudo-static circuit technique. The chip is fabricated by a 0.8 µm double metal-layer CMOS process technology to integrate 240,000 transistors on a 7.4 mm7.1 mm die.
^ ^a ^b Suzuki, K.; Arai, T.; Nadehara, K.; Kuroda, I. (1998). "V830R/AV: embedded multimedia superscalar RISC processor". IEEE Micro. 18 (2): 36–47. doi:10.1109/40.671401. ISSN 0272-1732.
Abstract:
The V830R/AV's real-time decoding of MPEG-2 video and audio data enables practical embedded-processor-based multimedia systems.

External links edit

[cat95-1] ^ ^a ^b ^c ^d ^e ^f NEC SEMICONDUCTOR SELECTION GUIDE, 1995

[ieiec_1995-2] Suzuki, Hiroaki; Sakai, Toshichika; Harigai, Hisao; Yano, Yoichi (1995-04-25). "A 0.9-V, 2.5 MHz CMOS 32-bit Microprocessor". IEICE TRANSACTIONS on Electronics. E78-C (4): 389–393. ISSN 0916-8516. Retrieved 2018-01-09.
Summary:
A 32-bit RISC microprocessor "V810" that has 5-stage pipeline structure and a 1 Kbyte, direct-mapped instruction cache realizes 2.5 MHz operation at 0.9 V with 2.0 mW power consumption. The supply voltage can be reduced to 0.75 V. To overcome narrow noise margin, all the signals are set to have rail-to-rail swing by pseudo-static circuit technique. The chip is fabricated by a 0.8 µm double metal-layer CMOS process technology to integrate 240,000 transistors on a 7.4 mm7.1 mm die.

[v830r/av-3] Suzuki, K.; Arai, T.; Nadehara, K.; Kuroda, I. (1998). "V830R/AV: embedded multimedia superscalar RISC processor". IEEE Micro. 18 (2): 36–47. doi:10.1109/40.671401. ISSN 0272-1732.
Abstract:
The V830R/AV's real-time decoding of MPEG-2 video and audio data enables practical embedded-processor-based multimedia systems.

[1]

[2]

[3]