File:3 bit shif tregister.jpg

3_bit_shif_tregister.jpg(454 × 164 pixels, file size: 8 KB, MIME type: image/jpeg)

Summary

Description
English: A three-bit serial-in serial-out (SISO) shift register. This circuit introduces a 3-cycle delay in the data line.
Date
Source Lecturer's notes
Author Dr. Ray Eaton

Licensing

Public domain This image of simple geometry is ineligible for copyright and therefore in the public domain, because it consists entirely of information that is common property and contains no original authorship.
Heptagon
Heptagon

Captions

Add a one-line explanation of what this file represents

Items portrayed in this file

depicts

23 April 2008

image/jpeg

42ee7e095cbf5e7e83004d2a89b2fcc6747113b6

8,206 byte

164 pixel

454 pixel

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current13:31, 23 April 2008Thumbnail for version as of 13:31, 23 April 2008454 × 164 (8 KB)JFonseka{{Information |Description=Common circuit diagram |Source=Lecturer's notes |Date=23/04/2008 |Author=Dr. Ray Eaton |Permission=Fair use |other_versions= }}
No pages on the English Wikipedia use this file (pages on other projects are not listed).