Talk:Second Level Address Translation
Latest comment: 4 years ago by Philip Trueman in topic Other processors?
| This is the talk page for discussing improvements to the Second Level Address Translation article. This is not a forum for general discussion of the article's subject. |
Article policies
|
| Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL |
 | This article is rated Start-class on Wikipedia's content assessment scale. It is of interest to the following WikiProjects: | |||||||||||||
| ||||||||||||||
 | The contents of the Extended Page Table page were merged into Second Level Address Translation on June 28, 2013. For the contribution history and old versions of the redirected page, please see its history; for the discussion at that location, see its talk page. |
| The contents of the Rapid Virtualization Indexing page were merged into Second Level Address Translation on June 28, 2013. For the contribution history and old versions of the redirected page, please see its history; for the discussion at that location, see its talk page. |
Other processors? edit
Is this article about the general idea, or just about the Intel implementation? It's not as though Intel architecture processors are the only ones to offer the functionality. IBM mainframes had the Shadow Table Bypass Assist 40 years ago. Philip Trueman (talk) 15:01, 7 January 2020 (UTC)