Gate array

(Redirected from Uncommitted Logic Array)

A gate array is an approach to the design and manufacture of application-specific integrated circuits (ASICs) using a prefabricated chip with components that are later interconnected into logic devices (e.g. NAND gates, flip-flops, etc.) according to a custom order by adding metal interconnect layers in the factory. It was popular during upheaval in semiconductor industry in 80s and its usage declined by end of 90s.

Sinclair ZX81 ULA

Similar technologies have also been employed to design and manufacture analog, analog-digital, and structured arrays, but, in general, these are not called gate arrays.

Gate arrays have also been known as uncommitted logic arrays (ULAs), which also offered linear circuit functions,[1] and semi-custom chips.[citation needed]

HistoryEdit

DevelopmentEdit

Gate arrays had several concurrent development paths. Ferranti in the UK pioneered commercializing bipolar ULA technology,[2] offering circuits of "100 to 10,000 gates and above" by 1983.[3][4] The company's early lead in semi-custom chips, with the initial application of a ULA integrated circuit involving a camera from Rollei in 1972, expanding to "practically all European camera manufacturers" as users of the technology, led to the company's dominance in this particular market throughout the 1970s. However, by 1982, as many as 30 companies had started to compete with Ferranti, reducing the company's market share to around 30 percent. Ferranti's "major competitors" were other British companies such as Marconi and Plessey, both of which had licensed technology from another British company, Micro Circuit Engineering.[5] A contemporary initiative, UK5000, also sought to produce a CMOS gate array with "5,000 usable gates", with involvement from British Telecom and a number of other major British technology companies.[6]

IBM developed proprietary bipolar master slices that it used in mainframe manufacturing in the late 1970s and early 1980s, but never commercialized them externally. Fairchild Semiconductor also flirted briefly in the late 1960s with bipolar arrays diode–transistor logic and transistor–transistor logic called Micromosaic and Polycell.[7]

CMOS (complementary metal-oxide-semiconductor) technology opened the door to broad commercialization of gate arrays. The first CMOS gate arrays were developed by Robert Lipp[8][9] in 1974 for International Microcircuits, Inc.[7] (IMI) a Sunnyvale photo-mask shop started by Frank Deverse, Jim Tuttle and Charlie Allen, ex-IBM employees. This first product line employed 7.5 micron single-level metal CMOS technology and ranged from 50 to 400 gates. Computer-aided design (CAD) technology at the time was very rudimentary due to the low processing power available, so the design of these first products was only partially automated.

This product pioneered several features that went on to become standard on future designs. The most important were: the strict organization of n-channel and p-channel transistors in 2-3 row pairs across the chip; and running all interconnect on grids rather than minimum custom spacing, which had been the standard until then. This later innovation paved the way to full automation when coupled with the development of 2-layer CMOS arrays. Customizing these first parts was somewhat tedious and error prone due to the lack of good software tools.[7] IMI tapped into PC board development techniques to minimize manual customization effort. Chips at the time were designed by hand drawing all components and interconnect on precision gridded Mylar sheets, using colored pencils to delineate each processing layer. Rubylith sheets were then cut and peeled to create a (typically) 200x to 400x scale representation of the process layer. This was then photo-reduced to make a 1x mask. Digitization rather than rubylith cutting was just coming in as the latest technology, but initially it only removed the rubylith stage; drawings were still manual and then "hand" digitized. PC boards meanwhile had moved from custom rubylith to PC tape for interconnects. IMI created to-scale photo-enlargements of the base layers. Using decals of logic gate connections and PC tape to interconnect these gates, custom circuits could be quickly laid out by hand for these relatively small circuits, and photo-reduced using existing technologies.

After a falling out with IMI, Robert Lipp went on to start California Devices, Inc. (CDI) in 1978 with two silent partners, Bernie Aronson and Brian Tighe. CDI quickly developed a product line competitive to IMI and shortly thereafter a 5 micron silicon gate single layer product line with densities up to 1,200 gates. A couple of years later CDI followed up with "channel-less" gate arrays that reduced the row blockages caused by a more complex silicon underlayer that pre-wired the individual transistor connections to locations needed for common logic functions, simplifying the first level metal interconnect. This increased chip densities 40%, significantly reducing manufacturing costs.[8]

InnovationEdit

 
Ferranti ULA 2C210E on a Timex Sinclair 1000 motherboard

Early gate arrays were low performance and relatively large and expensive compared to state-of-the-art n-MOS technology then being used for custom chips. CMOS technology was being driven by very low power applications such as watch chips and battery operated portable instrumentation, not performance. They were also well under the performance of the existing dominant logic technology, transistor–transistor logic families. However, there were many niche applications where they were invaluable, particularly in low power, size reduction, portable and aerospace applications as well as time-to-market sensitive products. Even these small arrays could replace a board full of transistor–transistor logic gates if performance were not an issue. A common application was combining a number of smaller circuits that were supporting a larger LSI circuit on a board was affectionately known as "garbage collection". And the low cost of development and custom tooling made the technology available to the most modest budgets. Early gate arrays played a large part in the CB craze in the 1970s as well as a vehicle for the introduction of other later mass-produced products such as modems and cell phones.

By the early 1980s gate arrays were starting to move out of their niche applications to the general market. Several factors in technology and markets were converging. Size and performance were increasing; automation was maturing; technology became "hot" when in 1981 IBM introduced its new flagship 3081 mainframe with CPU comprising gate arrays,; they were used in a consumer product, the ZX81; and new entrants to the market increased visibility and credibility.[10]

In 1981, Wilfred Corrigan, Bill O'Meara Rob Walker and Mitchell "Mick" Bohn founded LSI Logic.[11] Their initial intention was to commercialize emitter coupled logic gate arrays, but discovered the market was quickly moving towards CMOS. Instead they licensed CDI's silicon gate CMOS line as a second source. This product established them in the market while they developed their own proprietary 5 micron 2-layer metal line. This latter product line was the first commercial gate array product amenable to full automation. LSI developed a suite of proprietary development tools that allowed users to design their own chip from their own facility by remote login to LSI Logic's system.

Sinclair Research ported an enhanced ZX80 design to a ULA chip for the ZX81, and later used a ULA in the ZX Spectrum. A compatible chip was made in Russia as T34VG1.[12] Acorn Computers used several ULA chips in the BBC Micro, and later a single ULA for the Acorn Electron. Many other manufacturers from the time of the home computer boom period used ULAs in their machines. The IBM PC took over much of the personal computer market, and the sales volumes made full-custom chips more economical. Commodore's Amiga series used gate arrays for the Gary and Gayle custom-chips, as their code-names may suggest.

In an attempt to reduce the costs and increase the accessibility of gate array design and production, Ferranti introduced in 1982 a computer-aided design tool for their uncommitted logic array (ULA) product called ULA Designer. Although costing £46,500 to acquire, this tool promised to deliver reduced costs of around £5,000 per design plus manufacturing costs of £1-2 per chip in high volumes, in contrast to the £15,000 design costs incurred by engaging Ferranti's services for the design process.[13] Based on a PDP-11/23 minicomputer running RSX/11M, together with graphical display, keyboard, "digitalizing board", control desk and optional plotter, the solution aimed to satisfy the design needs of gate arrays from 100 to 10,000 gates, with the design being undertaken entirely by the organisation acquiring the solution, starting with a "logic plan", proceeding through the layout of the logic in the gate array itself, and concluding with the definition of a test specification for verification of the logic and for establishing an automated testing regime. Verification of completed designs was performed by "external specialists" after the transfer of the design to a "CAD center" in Manchester, England or Sunnyvale, California, potentially over the telephone network. Prototyping completed designs took an estimated 3 to 4 weeks. The minicomputer itself was also adaptable to run as a laboratory or office system where appropriate.[14]

Ferranti followed up on the ULA Designer with the Silicon Design System product based on the VAX-11/730 with 1 MB of RAM, 120 MB Winchester disk, and utilising a high-resolution display driven by a graphics unit with 500 KB of its own memory for "high speed windowing, painting, and editing capabilities". The software itself was available separately for organisations already likely to be using VAX-11/780 systems to provide a multi-user environment, but the "standalone system" package of hardware and software was intended to provide a more affordable solution with a "faster response" during the design process. The suite of tools involved in the use of the product included logic entry and test schedule definition (using Ferranti's own description languages), logic simulation, layout definition and checking, and mask generation for prototype gate arrays. The system also sought to support completely auto-routed designs, utilising architectural features of Ferranti's auto-routable (AR) arrays to deliver a "100-percent success auto-layout system" with this convenience incurring an increase in silicon area of approximately 25 percent. [15]

Other British companies developed products for gate array design and fabrication. Qudos Limited, a spin-off from Cambridge University, offered a chip design product called Quickchip available for VAX and MicroVAX II systems and as a complete $11,000 turnkey solution, providing a suite of tools broadly similar to those of Ferranti's products including automatic layout, routing, rule checking and simulation functionality for the design of gate arrays. Qudos employed electron beam lithography,[16] etching designs onto Ferranti ULA devices that formed the physical basis of these custom chips. Typical prototype production costs were stated as £100 per chip.[17] Quickchip was subsequently ported to the Acorn Cambridge Workstation, with a low-end version for the BBC Micro,[18] and to the Acorn Archimedes.[19]

AlternativesEdit

Indirect competition arose with the development of the field-programmable gate array (FPGA). Xilinx was founded in 1984 and its first products were much like early gate arrays, slow and expensive, fit only for some niche markets. However, Moore's Law quickly made them a force and by the early 1990s were seriously disrupting the gate array market.

Designers still wished for a way to create their own complex chips without the expense of full-custom design, and eventually this wish was granted with the arrival of not only the FPGA, but complex programmable logic device (CPLD), metal configurable standard cells (MCSC), and structured ASICs. Whereas a gate array required a back end semiconductor wafer foundry to deposit and etch the interconnections, the FPGA and CPLD had user programmable interconnections. Today's approach is to make the prototypes by FPGAs, as the risk is low and the functionality can be verified quickly. For smaller devices, production cost are sufficiently low. But for large FPGAs, production is very expensive, power hungry, and in many cases do not reach the required speed. To address these issues, several ASIC companies like BaySand, Faraday, Gigoptics and others offer FPGA to ASIC conversion services.

DeclineEdit

While the market boomed, profits for the industry were lacking. Semiconductors underwent a series of rolling recessions during the 1980s that created a boom-bust cycle. The 1980 and 1981–1982 general recessions were followed by high interest rates that curbed capital spending. This reduction played havoc on the semiconductor business that at the time was highly dependent on capital spending. Manufacturers desperate to keep their fab plants full and afford constant modernization in a fast moving industry became hyper-competitive. The many new entrants to the market drove gate array prices down to the marginal costs of the silicon manufacturers. Fabless companies such as LSI Logic and CDI survived on selling design services and computer time rather than on the production revenues.[8]

As of the early 21st century, the gate array market was a remnant of its former self, driven by the FPGA conversions done for cost or performance reasons. IMI moved out of gate arrays into mixed signal circuits and was later acquired by Cypress Semiconductor in 2001; CDI closed its doors in 1989; and LSI Logic abandoned the market in favor of standard products and was eventually acquired by Broadcom.[20]

DesignEdit

A gate array is a prefabricated silicon chip with most transistors having no predetermined function. These transistors can be connected by metal layers to form standard NAND or NOR logic gates. These logic gates can then be further interconnected into a complete circuit on the same or later metal layers. Creation of a circuit with a specified function is accomplished by adding this final layer or layers of metal interconnects to the chip late in the manufacturing process, allowing the function of the chip to be customized as desired. These layers are analogous to the copper layers of a printed circuit board.

The earliest gate arrays comprised bipolar transistors, usually configured as high performance transistor–transistor logic, emitter-coupled logic or current-mode logic logic configurations. CMOS (complementary metal-oxide-semiconductor) gate arrays were later developed and came to dominate the industry.

Gate array master slices with unfinished chips arrayed across a wafer are usually prefabricated and stockpiled in large quantities regardless of customer orders. The design and fabrication according to the individual customer specifications can be finished in a shorter time than standard cell or full custom design. The gate array approach reduces the non recurring engineering mask costs as fewer custom masks need to be produced. In addition, manufacturing test tooling lead time and costs are reduced — the same test fixtures can be used for all gate array products manufactured on the same die size. Gate arrays were the predecessor of the more complex structured ASIC; unlike gate arrays, structured ASICs tend to include predefined or configurable memories and/or analog blocks.

An application circuit must be built on a gate array that has enough gates, wiring and I/O pins. Since requirements vary, gate arrays usually come in families, with larger members having more of all resources, but correspondingly more expensive. While the designer can fairly easily count how many gates and I/Os pins are needed, the number of routing tracks needed may vary considerably even among designs with the same amount of logic. (For example, a crossbar switch requires much more routing than a systolic array with the same gate count.) Since unused routing tracks increase the cost (and decrease the performance) of the part without providing any benefit, gate array manufacturers try to provide just enough tracks so that most designs that will fit in terms of gates and I/O pins can be routed. This is determined by estimates such as those derived from Rent's rule or by experiments with existing designs.

The main drawbacks of gate arrays are their somewhat lower density and performance compared with other approaches to ASIC design. However this style is often a viable approach for low production volumes.

UsesEdit

Gate arrays were used widely in the home computer market in the United Kingdom in the early 1980s, including in the Sinclair ZX81 and Sinclair Spectrum, the BBC Micro and Acorn Electron, and the Commodore Amiga.

In the 1980s the Forth Novix N4016 and HP 3000 Series 37 CPUs, both stack machines were implemented by gate arrays as were some graphic terminal functions.[21][22] Some supporting hardware in at least 1990s DEC and HP servers was implemented by gate arrays.[23][24]

ReferencesEdit

  1. ^ The 224 Cell Uncommitted Array Family. Ferranti Electronic Components Division. March 1977. p. 1. Retrieved 23 February 2021.
  2. ^ Grierson, J. R. (July 1983). "The Use of Gate Arrays in Telecommunications". British Telecommunications Engineering. 2 (2): 78–80. ISSN 0262-401X. Retrieved 26 February 2021. In the UK, Ferranti, with their bipolar collector diffused isolation (CDI) arrays, pioneered the commercial use of gate arrays and for many years this was by far the most widely used technology.
  3. ^ "Everybody's talking about Ferranti ICs". British Telecom Journal. 3 (4). January 1983. Retrieved 23 January 2021.
  4. ^ Ferranti Discrete and Integrated Circuits Quick Reference Guide. Ferranti plc. 1982. pp. IC4. Retrieved 23 February 2021.
  5. ^ Turmaine, Bradley (6 October 1982). "Great Britain Develops Semicustom and Custom ICs". Heidelberg Elektronik Industrie. pp. 43–46. Retrieved 4 March 2022.
  6. ^ "Silicon Micro-Electronics at British Telecom Research Laboratories". British Telecommunications Engineering: 230–236. October 1986. Retrieved 4 March 2022.
  7. ^ a b c "1967: Application Specific Integrated Circuits employ Computer-Aided Design". The Silicon Engine. Computer History Museum. Retrieved 2018-01-28.
  8. ^ a b c "Lipp, Bob oral history". Computer History Museum. Retrieved 2018-01-28.
  9. ^ "People". The Silicon Engine. Computer History Museum. Retrieved 2018-01-28.
  10. ^ Smith, Chris (2010). The ZX Spectrum ULA: How To Design A Microcomputer. ZX Design and Media. ISBN 9780956507105. OCLC 751703922.
  11. ^ "LSI Logic oral history panel | 102746194". Computer History Museum. Retrieved 2018-01-28.
  12. ^ Т34ВГ1 — article about the ZX Spectrum ULA compatible chip (in Russian)
  13. ^ "Make chips at home". Design. March 1982. p. 17. Retrieved 1 March 2022.
  14. ^ "Ferranti Introduces CAD System for Gate Arrays". Wuerzburg Elektronikpraxis. No. 105. February 1982. p. 54. Retrieved 1 March 2022.
  15. ^ Walker, Anthony V. (March 1984). "Automation Cuts Design Time for Gate Arrays". Computer Design. pp. 197–198, 200, 202, 204. Retrieved 1 March 2022.
  16. ^ "Universities choose chip design on Beeb". Acorn User. April 1986. p. 15. Retrieved 10 October 2020.
  17. ^ "News in brief". Acorn User. September 1986. p. 7. Retrieved 10 October 2020.
  18. ^ Hardware expansion and software applications for the Archimedes system (PDF). Acorn Computers Limited. September 1988. p. 22. Retrieved 25 April 2021.
  19. ^ "Companies". The Silicon Engine. Computer History Museum. Retrieved 2018-01-28.
  20. ^ Amerson, F.C. (September 1985). "Simplicity in a Microcoded Computer Architecture" (PDF). Hewlett Packard Journal. 36 (9): 7–12. The Series 37 CPU chip is a CMOS gate array using nearly 8000 gates.
  21. ^ Watkins, J.E.; Brown, P.A.; Szeman, G.; Carrie, S.E. (August 1984). "Hardware Design of the HP 150 Personal Computer...it's really two products — a computer and a terminal" (PDF). Hewlett Packard Journal. 35 (8): 25–30. To reduce the IC count on the video card, a PLA (programmable logic array) and a TTL gate array are used. The gate array implements most of the circuitry of the graphics controller section, including control of the RAM. Compared to discrete circuitry, the gate array consumes one fifth the space, one fourth the power, and one half the cost.
  22. ^ Allison, B.R.; Van Ingen, C. (1992). "Technical description of the DEC 7000 and DEC 10000 AXP family" (PDF). Digital Technical Journal. 4 (4): 100–. All modules utilize LSI Logic LCA100K series gate arrays for the system bus interface and for on-board logic functions. The LSI Logic LCA100K features up to 235K two-input NAND gates. All modules use the same custom I/O driver circuit within their respective gate arrays to drive and receive the system bus. A custom 419-pin pin grid array (PGA) package was developed to house all bus interface gate arrays. ... A minimal DEC 7000 system includes 430,000 gates of logic contained in gate arrays, whereas a minimal VAX 6000 Model 200 includes 94,000 gates.
  23. ^ Bening, L.C.; Brewer, T.M.; Foster, H.D.; Quigley, J.S.; Sussman, R.A.; Vogel, P.F.; Wells, A.W. (1997). "Physical Design of 0.35-μm Gate Arrays for Symmetric Multiprocessing Servers" (PDF). Hewlett-Packard Journal. 48 (2): 95–103. The PA 8000s will initially run at 180 MHz, with the rest of the system running at 120 MHz. Except for the PA 8000 and associated SRAMs and DRAMs, the bulk of the system logic is implemented in Fujitsu CG61 0.35-μm gate arrays, as shown in Table I. (Processor Interface, Crossbar, Memory Interface, Node-to-Node Interface) One additional gate array is implemented in the much less expensive CG51 0.5-μm process. (I/O Interface)

Further readingEdit

Databooks

External linksEdit