Talk:PCI configuration space
| This is the talk page for discussing improvements to the PCI configuration space article. This is not a forum for general discussion of the article's subject. |
Article policies
|
| Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL |
 | This article is rated C-class on Wikipedia's content assessment scale. It is of interest to the following WikiProjects: | |||||||||||||
| ||||||||||||||
Plug and Play edit
I am removing this line because everything it implies is misleading: "The useful feature was marketed by Intel with the name Plug and play."
First of all, many technologies were marketed under the term plug-and-play (ISA, USB, etc.) so it is misleading to make it look like PCI is at all special in this regard. Secondly, Intel was/is a provider and yes the developer of the technology which they "released" to an independent form. Thus every Intel competitor could use PCI and market it however they pleased, so it is misleading to mention Intel specifically as an entity marketing PCI. Thirdly, PCI is/was a feature of Intel South Bridge chipsets which Intel has never marketed, so it is probably a complete falsification to claim Intel marketed PCI at all. Intel marketing strategy has always been aimed around the processor itself and not on the supporting cast of characters.--Riluve (talk) 17:40, 27 February 2011 (UTC)
The "don't care address"? edit
In Bus_enumeration, the article says "...reads back the device's requested memory size in the form of 0s where the don't care address is." The term "don't care address" seems unlikely to me. Is it correct? 79.79.96.213 (talk) 11:33, 21 October 2013 (UTC)